Abstract. By the year 2000 electronics will probably be the basis of the largest industry in the world. Silicon microelectronics will continue to keep a dominant place covering 99% of the 'semiconductor market'. The aim of this review article is to indicate for the next decade the domains in which research work in 'physics' is needed for a technological advance towards increasing speed, complexity and density of silicon ultra large scale integration (ULSI) integrated circuits (ICs). By 'physics' we mean here not only condensed matter physics but also the basic physical chemistry and thermodynamics. The review begins with a brief and general introduction in which we elucidate the current state of the art and the trends in silicon microelectronics. Afterwards we examine the involvement of physics in silicon microelectronics in the two main sections. The first section concerns the processes of fabrication of ICs: lithography, oxidation, diffusion, chemical and physical vapour deposition, rapid thermal processing, etching, interconnections, ultra-clean processing and microcontamination. The second section concerns the electrical operation of the ULSI devices. It defines the integration scales and points out the importance of the intermediate scale of integration which is the scale of the next generation of ICs. The emergence of cryomicroelectronics is also reviewed and an extended paragraph is dedicated to the problem of reliability and ageing of devices and ICs: hot carrier degradation, interdevice coupling and noise are considered. It is shown, during our analysis, that the next generation of silicon ICs needs mainly: (i) 'scientific' fabrication and (ii) microscopic modelling and simulation of the electrical characteristics of the scaled down devices. To attain the above objectives a return to the 'first principles' of physics as well as a recourse to nonlinear and non-equilibrium thermodynamics are mandatory. In the references we list numerous review papers and references of specialized colloquia proceedings so that a more detailed survey of the subject is possible for the reader.
Introduction

Silicon microelectronics: the key of electronic systems
Electronics is the heart for main domains of modern technology:
(i) data processing and computers, (ii) telecommunications, (iii) control of industrial processes and (iv) automotive and consumer electronics.
It is today acknowledged that electronics is one of the main drivers for industrial and economic growth; by the year 2000 electronics will probably be the basis of the largest industry in the world, serving a market of the order of 2 × 10 12 USA dollars [1, 6] . A 'complete' electronic system is constituted by (i) sensors which ensure its connection to the outside world,
(ii) a central unit of data (or signal) processing and (iii) various magnetic, electric, electromagnetic or electromechanical power devices and actuators which provide the necessary outputs and feedbacks to the external environment.
The fraction of microelectronics in electronic systems is at present 12%, and will steadily increase at a rate of 5% per year during the next ten years.
In the heart of an electronic system, the (signal) processing unit is the main element. This unit is composed of semiconductor electronic devices belonging to one or several integrated circuits (ICs). The development of computers constitutes the driving force of electronics; this development would be impossible without the tremendous progress in semiconductor technology, mainly silicon technology. It is widely accepted that silicon (Si) will continue to dominate other semiconductors: this material will cover 99% of the so-called 'semiconductor market' for the next years, whereas other semiconductors (like GaAs, InP and their ternary alloys) will have only a 1% share [1, 2] (figure 1).
Silicon technology continuously tends towards:
(i) higher speeds (higher frequencies), (ii) higher scaling down of feature size (miniaturization), (iii) higher densities (higher number of transistors per cm 2 ) and (iv) higher complexity (higher number of transistors and functions per chip).
During the last decade ICs were characterized by the following exponential evolution:
(i) 1.24/year for speed, (ii) 1.15/year for scaling down, (iii) 1.31/year for density and (iv) 1.40/year for complexity. This exponential evolution is forecasted to continue for the next 20 years.
Not all Si ICs have the same architecture and not all are based on the same elementary devices (transistors). The main families of ICs are (i) digital CMOS (complementary metal-oxidesemiconductors) ICs which now cover the largest part of the semiconductors market and probably will cover up to 80% in a few years,
(ii) analogue CMOS devices for mixed (analoguedigital) functions, (iii) bipolar ICs characterized by their high speed but lower complexity, and (iv) the BiCMOS (bipolar CMOS) which is a mixed technique; it is rapidly developing in spite of its technological complexity and the fabrication problems; the BiCMOS family is the prefered solution of circuits designers for analogue-digital (mixed) integration [7] .
In parallel to the increasing number of IC families, new technologies or architectures are starting to emerge or are candidates for the future.
(i) Three-dimensional (3D) ICs are far from having reached technological maturity in spite of the efforts over the last 15 years: they are expensive because of process complexity and their speed is not expected to be higher than that of conventional CMOS ICs; besides which the gain density still has to be demonstrated. The 3D approaches are mainly investigated for memory (DRAMS) applications.
(ii) Silicon on insulator (SOI) technology can reinvigorate not only the ambitions 3D ICs, but also with the development of SIMOX (silicon-implanted-oxygen) developed recently thanks to high-energy (180 keV) and high-intensity (of the order of 100 mA) implantors, ICs on SOI are candidates for [8] [9] [10] :
(i) hardened (immune to radiations) ICs, (ii) low voltage (V D ≤ 1 V) ICs, (iii) high temperature (T > 250
• C) ICs and (iv) microtechniques and micromachining applications.
To summarize, it appears that Si is and will remain the dominant semiconductor for microelectronics; CMOS is, and will remain, the dominant family of ICs [11] . Therefore this review article will focus essentially on how physics will be involved in MOS technologies and devices. This paper will not, thus, cover the following items:
(i) sensors and micromechanical devices, (ii) power devices and circuits, (iii) equipment for the fabrication of ICs, (iv) computer-aided design (CAD), circuit architecture, tests and mathematics and the various tools for numerical simulation and modelling, (v) silicon compounds (SiC, SiGe. . . ) devices [12] [13] [14] [15] , (vi) environmental problems due to the microelectronics industry [16, 17] , (vii) economical problems [18, 19] , and (viii) the question: 'which physics can be done by using silicon processing and technology?'.
State of the art and trends
Most advanced 'research and development' (R and D) laboratories are close to introducing in pilot lines the 0.25 µm generation [7, 18] : Processing of 200 mm diameter Si wafers is being used. Start up of production for 0.25 µm generation is forecasted in the year 1998-1999. This is the VLSI (very large scale integration) age of Si microelectronics.
In the more advanced Basic Research laboratories one can find:
(i) start up of development phase for the 1 Gbit generation (0.18 µm feature size),
(ii) MOS transistors of a channel length of 0.1 µm or less, (iii) individual MOS transistors with a channel length of 10 nm which have been fabricated, and they work [20] , (iv) simulation tools for transistors with channel length L as short as 20 nm and (v) the 30 nm MOST correctly modelled and its electrical characteristics satisfactorily simulated by a Monte Carlo method for the solution of the Boltzmann transport equation [21, 22] .
The trends are such that, by the year 2001, the 'gigachip' will be a real object [18, 23, 24] . The 4 gigabits-chip, for example, is a Si IC (i) belonging to the CMOS family with 0.12 µm feature size,
(ii) it will have a memory of 4 Gigabit, (iii) it will be able to transmit informations in a rate of about 10 Gbits/s which corresponds to a data processing of about 1 GIPS (giga-instructions per second), (iv) it will include 10 10 MOST (for comparison a human brain has 10 12 neurons), (v) the transistor channel length will be of the order of 70 nm, (vi) its speed will be about 10 ps, and (vii) it will be fabricated on silicon wafers with a diameter of 300 mm.
This will be the ULSI (ultra large scale integration) age of Si microelectronics.
It is nevertheless very important to notice that the cost of an industrial facility for the fabrication of such ICs is estimated to be higher than 10 billions (10 10 ) of US dollars. It may happen that the gigantic cost of an ICs fabrication facility will be a real limitation and will slow down the exponential evolution rate of silicon technology. Table 1 shows the contribution of eminent physicists to the milestones of electronic device development; besides which in recent papers by Fowler [25] and by Bush [26] one can find the evidence that, in each decisive innovation, and in each essential step of semiconductor devices technology, the basic 'up-stream' knowledge in fundamental physics was mandatory. In this paper we will identify the areas in which we need to overcome a physical barrier for a significant advance of IC technology. Our review will be divided into two sections corresponding to the progress of knowledge on:
The importance of physics in the development of semiconductor electronics
(i) the technological processes of IC fabrication and (ii) the electrical operation of elementary devices and integrated circuits.
Process technology
Lithography
Lithography mostly drives the development of Si microelectronics [27] .
Today optical lithography is dominant (i line: 365 nm (down to channel length of 0.35 µm)) [28, 29] . Deep-ultra-violet (DUV) lithography (at 248 nm) will serve for the sub-0.35 µm era (down to 0.18 µm). The method of phase-shift masking techniques [28, 29, 31, 40] as well as the off-axis illumination optical proximity correction [29, 31, 40] and so on are alternative techniques expected to be efficient, down to 0.12 µm in conjunction with DUV exposure to 193 nm wavelength. Probably phase-shifting mask lithography will be used; here creating and superimposing light patterns with a 180
• phase difference achieves edge contrast [28, 29, 40] . It is also not excluded that holographic principles can further push optical lithography down to 0.12 µm (4 Gbit generation) [28] [29] [30] [31] [32] [33] [34] [35] [36] [37] [38] [39] [40] . It is generally admitted that, for the ULSI step (feature sizes smaller than 0.1 µm), electron beam lithography is among the best candidates.
Nevertheless, other exposure sources cannot be excluded: x-rays (dedicated synchrontron sources) ion beams or ion projection lithography [27, 30, 41] . Electron beam lithography does not have to solve the problem of mask fabrication (as compared with the x-ray case) but it is handicapped by its low writing speed [27, 42] . It is agreed that the electron beam lithography has to face two essential problems where basic physics is needed:
(i) scattering of electrons in the resist layer and backscattering of primary and secondary electrons from the substrate and
(ii) the Coulomb interaction of primary electrons.
It is also worthy of notice that, with electron energies of some tens of kilo-electron-volts, electron optical systems are not limited by diffraction down to atomic dimensions. Spot sizes of 0.5 nm are possible [43] . It should also be noticed that progress in resist features (in polymethyl methacrylate, PMMA) has given linewidths down to 5 nm. Ion lithography, mainly by projection, is especially attractive because of its reduced backscattering, high throughput and high depth of field (compared to optical lithography) [44].
Oxidation
Field oxidation for lateral isolation is a key for the device and circuit fabrication [45, 46] because: (i) it prevents the latch-up, (ii) it fixes the junction capacitances and (iii) it isolates the devices and the gate of the MOST.
Field oxide (up to 1 µm thickness), is at present prepared by the LOCOS technique and will be used down to 0.35 µm generation. Below 0.25 µm, shallow-trench isolation is considered to be the most promising technique [47] ; these techniques are satisfactory for a device spacing of 0.3 µm (0.18 µm generation). For higher densities, the SOI technology is considered to be a good challenger [9, 10] .
It can be noticed that important progress has recently been made in correlating the oxidation kinetics and the mechanical built-in stress. This effort will continue and new detailed physical models will be integrated in (R and D) process simulation tools [45, [48] [49] [50] [51] [52] [53] . The more crucial problems concern the thin oxide layer which separates the 'metallic' gate of a MOST from its conducting channel [45] . This gate oxide can be scaled down, but it cannot be thinner than 30Å (3 nm); indeed, tunnel gate current becomes the limiting parameter and makes such a thin oxide lose its insulating function.
For thin oxidation, which constitutes a very important step for ULSI circuits, several physico-chemical problems have now to be examined; among which are the following [54] .
(i) Composition, homogeneity and kinetics (rate of oxidation, influence of oxygen and water) of formation of native oxide. It can grow up to 0.5 nm thickness in a supposed 'clean' (chemically inert) environment.
(ii) The influence of the Si surface nanoroughness which can be measured by AFM (atomic force microscopy), if the calibration problems are resolved.
(iii) The influence of Si surface and SiO 2 -Si interface metallic contamination below 10 9 cm −2 for critical elements (Fe, Ni, Cr, Cu etc) or organic Si surface and SiO 2 -Si interface microcontamination.
(iv) The relationship between the breakdown field estimated to be of the order of 10 7 V cm −1 and the charge to breakdown (Q BD ) and the above surface microcontamination and nanoroughness of the Si surface and SiO 2 -Si interface [55] [56] [57] [58] . It is worth noticing that the Si-SiO 2 interface nanoroughness influences strongly the mobility of free carriers (figure 2, [182, 184] ).
(v) The relationship between the height of the energy barrier at the Si-SiO 2 interface and the thin oxide thickness: the barrier height of conventional thin oxide can decrease from 3.15 to 2.55 eV when the thickness of the oxide decreases from 9 to 5.2 nm [54, 184] . However, some experiments show that the barrier has a nearly constant (slightly decreasing) height (3 eV) for ultra-clean oxide as thin as 5 nm [54, 59, 60] .
(vi) The nitridation study of the silicon dioxide gate dielectric which could further enhance device reliability and the IC yield [61] [62] [63] [64] [65] [66] .
It is therefore evident that ULSI fabrication will need ultra-clean conditions for surface preparation and gate oxide growth. In addition these oxides will give a minimum fluctuation of the electronic parameters characterizing a large oxidized surface; they can avoid unacceptable dispersion of electrical characteristics (MOST, EPROM and E 2 PROM memories). Ultra-clean oxidation also increases device and circuit reliability. Purity of environment, of chemicals and of the wafer surface is consequently a critical issue (see the metrological challenges in section 2.10). It is likely that the classical Deal-Grove macroscopic model [67] for oxidation will not be sufficient at that level; thus modelling using molecular dynamics will be necessary [68] . For reducing interconnection capacitance, probably new insulating films of low dielectric constant will be required; ones with as low as 1.7 relative permittivity (fluorinated polymers) are presently being investigated. However, the deposition of thin insulators of high dielectric constant presents several advantages; for example BST (BaSrTiO 3 ) for MOST or ferroelectric films deposition for realizing high-storage non-volatile memories. Notably the technological and physico-chemical problems for the deposition of lead zirconate titanate (PZT) will be of interest [69, 70] .
Ion implantation
Ion implantation, industrially successful since 1970, is now the unique technique for achieving localized doping (doses from 10 12 to 10 14 ions cm −2 ) or surface predeposits (10 17 to 10 18 ions cm −2 ) or for the realization of buried layers (10 17 to 10 18 ions cm −2 ). The usual energies of ion implantation are in the range 5-200 keV. The main problems that ion implantation technique has met are the generation and the development of point or extended defects and their interaction with Si atoms in the lattice [71] [72] [73] [74] .
The development of ion beams-Si interaction physics, and the existence of several powerful numerical simulation tools for the above usual range of implantation energies are of great interest for the development of the next VLSI and ULSI generations. The needs of the ULSIs will extend the ion implantation technique towards lower energies (below 1 keV) and probably also towards higher (1 MeV) energies. Low-energy (100 eV ≤ E ii < 20 keV) implantation is necessary for the preparation of very shallow abrupt junctions, constituting the source-channel and drain-channel regions of a MOST. For example a 30 nm p + -n junction depth is desired for 0.1 µm channel P-MOST) [75] [76] [77] [78] [79] [80] .
It is, evidently, impossible to obtain such a junction depth with a simple ion implantation. At present shallow junctions of 50 nm are obtained in the laboratory with a sophisticated technical procedure: the dopant impurity (B) is implanted at low energy (3 keV) in a previously preamorphized Si substrate by a high-energy (E = 60 keV) germanium implantation; the final step of the process is rapid thermal annealing at high temperature (950
• C) for a few seconds [75] .
High-energy (E ii of the order of some mega-electronvolts) implantation is a development that is probably needed for isolation wells in CMOS, for buried collector bipolar technology, for radiation-immune buried RAMs or for high-energy (E ii ≥ 2 MeV) SIMOX which is expected to have a lower density of dislocations than the conventional (200 keV) SIMOX [10] . High-energy hydrogen implantation is also of great interest for creation of gettering sites in the bulk.
The main problems for lower as well as higher than the usual energies are similar.
We require detailed knowledge of the ion-Si interaction, generation and evolution of defects, and development of two-dimensional or three-dimensional simulation programs for the profiles of ions in the Si matrix. These programs are based on models of particle dynamics approximation, treated by Monte Carlo computational procedures [81] . The physics of pre-amorphization of silicon substrates by implanted germanium ions (at usual implantation energies) as well as the physics of rapid thermal annealing (RTA) after the doping by low-energy implantation have to be developed.
Diffusion
The diffusion physics will be increasingly needed with further scaling down; the preparation of very shallow junctions after pre-amorphization is only an example [75] [76] [77] [78] 82] . From a general point of view the computer aided design (CAD) of sub-micrometre MOS or bipolar transistors requires three-dimensional simulation; this simulation is more accurate if the dopant profiles are also precisely known in three dimensions. 3D simulators must in addition be easily handled, user 'friendly' and not time (CPU) consuming [83] . Therefore ULSI microelectronics will continue to use the macroscopic Fickian approach to the diffusion process. In this approach the diffusion equation is generally written as
where D is a 'global' coefficient of diffusion, which is expressed by a function depending nonlinearly on the concentration of the different kinds of point defects (vacancies, interstitials, dopants, impurities etc) or extended defects (dislocations, grain boundaries, stacking faults, twins etc). The global diffusion coefficient also depends on the mutual interaction of these defects, and their interaction with the diffusing dopant [3, 84] . Nevertheless it is practically impossible to include in a simulator all the chemical-like reactions describing the above interactions and their kinetics; even in a point-defectbased one-dimensional simulator, and for the simplest case, it is often necessary to solve several (at least five) partial differential equations with initial and boundary conditions [85] . The objective of a physicist is therefore to give to the technologists the pertinent parameters to implement a 'global' phenomenological Fickian approach; but this approach must be the result of the study of each important chemical-like reaction often under irreversible thermodynamic conditions (see section 2.6). Physically acceptable partial models can thus be found; their synthesis could give the global approach.
The molecular approach to diffusion in which each atom with its interactions is treated individually is more precise for a local insight but it is more time-consuming and less straightforward to achieve a Fickian equation [85] [86] [87] [88] [89] . This approach can be complementary to the chemicalkinetic modelling.
The realization of macroscopic 3D simulators is also an important mathematical and computational problem but beyond the scope of our review [90] . Finally, the metrology problem cannot be neglected: it is still very difficult to measure 2D profiles and no technique is at present available for 3D profiling.
Chemical vapour deposition (CVD) and physical vapour deposition (PVD)
Vapour deposition techniques are of increasing importance for the fabrication of devices. They are roughly divided into (i) chemical vapour deposition (CVD) and (ii) physical vapour deposition (PVD).
In CVD, chemical reactions of vapour species produce a condensed phase and different gaseous products on a surface which is, generally, at elevated temperature. CVD process will continue to play a crucial role for multilevel interconnections; selective CVD for filling vias with tungsten, aluminium or copper will be needed [91] .
In PVD vapour species are condensed in a solid phase on an often unheated surface. Surface diffusion and absorption properties of the deposited species control the PVD processes, whereas in CVD processes surface diffusion and absorption can be altered by changing the deposit precursor species [94] . The surface parameters and preparation conditions are thus of paramount importance; at that stage, the affirmation that modern microelectronics becomes a surface science takes its full meaning [91] [92] [93] .
Nevertheless it has to be acknowledged that all these important processes are still approached by macroscopic and empirical laws. The range of validity of these laws is narrow and therefore they are not satisfactory for the precise modelling of the processes and devices [91, 92] .
A 'scientific approach' is therefore needed for surface reactions kinetics far from thermodynamic equilibrium; one has to take into account in such an approach [94, 95] : (i) gas flow dynamics close to surface, and (ii) conditions for selective (or not) epitaxy.
Rapid thermal processing (RTP)
The use of RTP is increasing and includes rapid thermal annealing (RTA), rapid thermal oxidation or nitridation and so on. A RTA step follows, for example, an ion implantation, a classical diffusion, a CVD or a PVD process step. The RTA can be considered to be a non-classical diffusion process (diffusion under thermal disequilibrium; section 2.4). All these relatively new methods of process have to be described and examined under the lights of irreversible and non-equilibrium thermodynamics driving the chemical reactions and the kinetics during the process [96] .
Generality of the remarks formulated for RTP, CVD and PVD
These remarks are also valid for the deposition processes and the synthesis of silicides [97] [98] [99] . In addition the germanium-silicon alloys [100, 101] will have an important role for realization of high-frequency bipolar and MOS devices (these IV-IV compound semiconductors are beyond our review (see section 1.1).
Etching
For etching, which is used for the pattern transfer, the most important problems are related to etch-induced damage (of gate dielectrics) micro-loading effects (etching rate reduced for small-size features) and availability of equipment capable of measuring feature sizes of 0.10 µm with a linewidth control of 0.01 µm and edge roughness of 0.002 µm [30, 100] .
Interconnections: the electromigration effect
It is well known that the metallic interconnections can occupy up to 75% of the IC surface and that they mostly drive the speed of the circuit. The acute requirements for reliability, low defect density, low capacitance and low access resistance, high yield and high integration density will lead to replacement of the standard aluminium-copper alloy by a stacked layer employing probably an aluminium alloy and titanium nitride. In the long term, for sub-0.25 µm technology, copper or perhaps gold might become the prefered material [103] [104] [105] [106] .
Here the physical and physico-chemical problems are similar to those of the four last paragraphs. However, the most important problem is the failure due to the electromigration effect; it now constitutes a serious drawback of scaling down because it provides a severe limitation to the reliability of circuits. Concerning this phenomenon, an abundant literature exists, but satisfactory description of the failure (of metallic lines) process, and solutions to prevent electromigration failure are still limited [107] [108] [109] .
Transmission electron microscopy, radioactive tracer techniques and marker motion experiments have demonstrated that electromigration occurs as a result of the carrier-atom scattering. At high current densities (I > 10 6 A cm −2 ) point defects kinetics result in extended defects and formation of voids which finally form cracks and lead to the continuity failure [107] [108] [109] . The aim of an engineer is to define a median time to failure (MTF) which characterizes the reliability of the circuit.
The laws expressing the MTF are of empirical type; for example two different approaches for t f have been proposed [110] . First
where I is the current, A the cross sectional area of the metallic conductors, E a is a (diffusion) activation energy, T is the temperature and B is a material-dependent parameter. The exponent n(1 ≤ n < 3) depends on the inhomogeneity which is responsible, in this model, for the atom flux divergence. In a more recent model, which seems more general, t f is given by [107] 
where B is an empirical constant. It is thus clear that additional work in physics is needed for a better understanding of electromigration [111] . Is the final failure the result of the temporal progress of the same effect from the begining of the generation of the first defects? Probably not. Why is the activation energy not the same when measured by the so-called resistometric method or by noise analysis [107] ? The phenomena have to be examined in the light of kinetic processes occurring far from thermodynamic equilibrium. The Onsager relations between carrier and atom flows and the electrical and mechanical driving forces are probably not sufficient for a 'scientific' description of the electromigration, and for the definition of pertinent measurable parameters.
Ultra-clean processing and microcontamination
ULSI silicon microelectronics requires a minimum dispersion of the electrical characteristics of the tremendous number of devices on a chip. This low dispersion can be reached only by a very homogeneous processing on silicon surface wafers. A tight control of the silicon surface chemistry, contamination and topography is thus required.
This necessitates an ultra-clean technology which can only result in a 'scientific' ('minimum spatial noise') fabrication [54, 112, 113] . This fabrication ensures a minimum number of random defects in the circuit. In this context, the role of potential microcontamination at a surface, as well as in the bulk, emerges as a first-order requirement. A nearly 'zero defect' scientific fabrication needs the control of the influence of very low concentrations of metallic contaminants: surface density lower than 10 9 cm −2 and bulk density lower than 10 11 cm −3 (it is usually acknowledged that the bulk contamination can be lower than the surface one; this is essentially due to the exposure of the surface in contaminating atmospheres during processing). A number of very exciting metrological problems are still waiting for a solution to be found [114] [115] [116] [117] [118] [119] [120] [121] [122] [123] :
(i) How to measure such low concentrations in a (already doped or processed) surface or volume? In this direction, for example, several sophisticated photovoltaic methods are now being examined and evaluated [112] [113] [114] [115] [116] [117] .
(ii) How to detect a particle of size 0.03 µm locally in the clean room of a R and D laboratory?
(iii) How to measure two foreign particles in 1 cm 3 of liquid used in the process in a R and D environment?
(iv) How to measure exactly the temperature as well as its gradient near, or at the surface ('in situ' measurement) of the Si wafer during CVD (for example) [123] ?
Conclusion for process technology
The return to the basic and classical thermodynamics, the emergence of the non-equilibrium and irreversible thermodynamics and the molecular dynamics for nearly all the physico-chemical steps of fabrication, are the main and essential features of the new research needed in ULSI silicon microelectronics.
The 'first principle' or elementary (particular) approaches can give solid indications for the establishment of more realistic macroscopic laws, for all the technological processes and particularly for thin oxidation, impurities diffusion and vapour deposition of thin films; these laws can afterwards be inserted into two-or three-dimensional new simulation tools required by R and D laboratories.
Extensive and detailed characterization experiments with new measurement techniques are also needed for validating the physics and the resulting models. The above, very brief, review of the involvement of physics in resolving problems of the ULSI technology, and especially for realizing the required scientific fabrication, indicates that the basic research activities concerning the fabrication cannot take place far from the environment of a R and D laboratory; they cannot be performed efficiently, using equipment different from that used in a R and D laboratory. A direct consequence of this remark is the need for an intimate connection of the basic and the R and D research; it obliges the participants to work together in the same space.
Physics of ULSI devices
The operation of a semiconductor device is macroscopically described by its electrical current-voltage (I, V ) characteristics. They are the result of the flow and the transfer of electrical charges and energy (carried by free electrical charges and phonons).
One can define different scales of integration if the main dimension of the device (the channel length L for a MOST) is compared with the mean free path l (separating two successive collisions) and with the radius of the scattering sphere λ inside of which a free carrier is subjected to collision with Coulomb centres and phonons; λ = u τ c , where u is the mean drift velocity of the carriers and τ c is the field collision correlation time [124] .
The integration scales
The macroscopic scale: VLSI microelectronics.
This scale [14, 125] can be defined by the double inequality
This scale defines the ranges of miniaturization in VLSI microelectronics. Here the collision of a free carrier with the lattice is a local event and the electron (or the hole) is not ballistic, but it can be heated by the applied electric field (figure 3). In this miniaturization stage a MOST can be seen to be constituted by 'independent' contiguous domains (source, drain, channel, gate and substrate). Besides, the devices communicate with the other parts of the integrated circuit only via the metallic interconnections. For this scale the transport phenomena can be satisfactorily approached with the concepts of the effective mass of carriers, the electron energy bands and the classical recombination (for example Shockley-Read-Hall) kinetics. The electric current is supposed to be 'instantaneously' dependent on the applied electric field (except at very high frequencies). The meaning of such a hypothesis is that the energy relaxation time (τ ε ) from free carriers to the lattice is taken equal to zero.
The electrical conduction can be treated as a stationary phenomenon.
Study and modelling of the currentvoltage characteristics use the drift conduction-diffusion approximation (hydrodynamic model); for sub-micrometre devices, when a better precision is required, an 'extended' hydrodynamic model has to be used [126] ; this becomes necessary when free carriers attain their velocity saturation (about 10 5 m s −1 for electrons) and they get hot: indeed for high electric fields (E > 10 6 V cm −1 ) even the optical phonon scattering is not sufficient to maintain the thermal equilibrium.
The 'extended' hydrodynamic model takes into account the energy and the momentum relaxation from the carrier to the lattice; the set of new hydrodynamic equations is consistently derived from the Boltzmann transport equation. This model seems sufficient for devices of a submicrometre channel length larger than 0.5 µm and for a drain voltage
If the above equations are considered not sufficiently accurate, and this is the case in high electric fields and for a channel length shorter than 0.5 µm, then the solution of the Boltzmann transport equation is used [128] [129] [130] [131] . Therefore, the physics for the macroscopic scale of integration is classical and relatively well known [14, 125] .
The intermediate scale of integration: the ULSI microelectronics. This scale is defined by
Here also the collisions are considered as local events but the carriers can be highly ballistic without being freely accelerated: the conduction in the channel of a MOST is sensitive to the space changes of electric configuration and consequently the electrical characteristics of the device are geometry-dependent [131] [132] [133] [134] [135] . The intermediate scale is the ULSI scale; a MOS transistor has a channel length L of 20-100 nm. In this range of channel length the different regions of the MOSFET are brought so close that they cannot be considered to be totally independent; for example the depletion zones belonging to the different regions overlap each other and can become of the order of the Debye length (figure 4) [93] ).
Moreover, the screening lengths and the collision cross sections are field-dependent and the injected carriers (in the bipolar devices) cannot reach a stationary regime [133, 134] ; the electric conduction in this scale can be seriously influenced by the velocity overshoot [135] [136] [137] [138] ; the current and the electric field are decoupled; finally, the operation of the device is not stationary [138] ; and hot electron injection (by tunnelling or Fowler-Nordheim process) into the gate oxide and the surface electronic states is an important effect [139] . In a similar way the hot electron activity near the drain region is considerable (see section 3.2.1) and leads to device degradation. The remote phonon scattering is another interesting effect affecting the reliability of ICs (see section 3.2.2). To study and model the electrical characteristics as well as the energy (thermal) dissipation of the intermediate scale devices, the Boltzmann transport equation can still be used; neverthless its solution is obtained by sophisticated methods (for example by a perturbation method) [140, 141] .
The technical feasibility of the MOSFET in this scale L ∼ = l has been demonstrated; a 80Å channel MOS structure is fabricated by a non-conventional process and exhibits nearly normal transistor characteristics [20] . Several classically fabricated MOST with channel lengths of 300-700Å are working correctly and an acceptable agreement has been demonstrated between experimental and modelled characteristics [141, 22] . The main technological constraints for the realization of such a device are those described in the previous paragraphs (verylow-energy ion implantation, RTA, very thin oxidation and so on). Obviously, to realize a whole IC with devices shorter than 100 nm remains at the moment a very-longterm goal.
Classical scaling predicts some serious electrical problems like mobility degradation, inversion layer broadening, transport in 2D sub-bands and tunnelling conduction through gate oxide [142] [143] [144] [145] . Nevertheless the velocity overshoot [135, 136] (observed even at room temperature [146] ) can largely compensate some of the above disadvantages, and finally it can result in an increase in the device's speed. Switching delays of the order of 10 ps are thus expected. Existing simulations show that silicon devices of this range of sizes can attain the performances of III-V semiconductor devices; this is due to the fact that band structures look similar for high-energy electrons.
In conclusion, the physics to be developed for the study of the operation of the intermediate scale devices is the physics of transient and ballistic conduction of highenergy free carriers (hot carriers). The theoretical tool is the analysis of the solution of the Boltzmann transport equation; its solution needs sophisticated mathematical and numerical methods. The Monte Carlo method is usually applied but it must incorporate the effects of defects and traps for scattering and recombination kinetics [140, [147] [148] [149] . The energy quantization (vertical quantization) in the potental well of the Si-SiO 2 interface, must also be taken into account; the BTE has thus to be coupled with Schrödinger's equation [131, 132, 150] .
The quantum scale: the silicon nanostructures.
On this scale at least one of the dimensions of the device is of the order of de Broglie's electron wavelength:
It is supposed that for a channel length L shorter than 10 nm, the quantum scale is reached; the electrical characteristics of the 80Å channel MOSFETs give evidence of the importance of quantum effects occurring at this size. At such small sizes the concept of mean free path is meaningless and the classical description of carrier transport fails [133, 134] .
The quantization of electron energy levels is in terms both of 'horizontal' size and of 'vertical' size; the device can be considered as a quantum box. The interconnections are then 'de Broglie waveguides'.
It is evident that electronic devices of quantum size will be completely different from those of ULSIs; therefore silicon nanostructures and their circuits are beyond the present review; their physics will be radically new in comparison with the ULSI sub-micrometre devices. Nevertheless, a lot of work has already been done concerning the operation of the quantum well structures realized on compound semiconductors grown by molecular beam epitaxy; the silicon nanostructures will benefit from these developments [151] [152] [153] [154] .
It is also worthy of notice that existing devices like the permeable base transistor (in particular etchedgroove TBP) [155] , or the dual gate MOST [22] can be considered as one-dimensional nanostructures whereas a nanoparticle system like (luminescent) porous silicon, which is promising for silicon optoelectronics, is a zerodimensional one [156] . The use of nanostructures is expected to increase the integration density and the speed of circuits. The importance of interface parameters is very high (electronic as well as mechanical areas like nanoroughness), and tunnel and oscillation effects will be exploited in quantum-size structures; probably they will open the silicon to optics, giving rise to optoelectronic (large-scale integration) circuits.
The cryomicroelectronics.
A substantial increase in IC performances can be expected when the structure works below room temperature [157] [158] [159] [160] . A new branch, cryomicroelectronics, has emerged during recent years. It concerns all integration scales. For VLSI and ULSI scales the main advantages of low-temperature operation are higher carrier mobility, higher saturation velocity, higher thermal conductivity, reduced power consumption and better turn-on capabilities; in addition, immunity to latch-up and higher reliability relative to thermally activated degradation processes are expected [157] [158] [159] . However, several drawbacks have to be avoided or eliminated: impurity 'freeze out' and impact ionization, the kink effect, hysteresis behaviour or high series resistance effects [161, 162] .
At low temperatures the energy quantization influence in the inversion layer is increased for the channel conduction. 2D sub-bands are formed and the selfconsistent coupling of the Poisson and Schrödinger equations is mandatory (see also section 3.1.2).
The mobility physics taking account of the 2D subband scattering in the near triangular potential well has to be developed; the detailed influence of surface microroughness has to be examined. The high-field transport must also be reformulated under these new conditions.
Reliability problems due to size reduction and to high integration density
An individual device or an integrated circuit is reliable if it can work for a long period of time without any change in its electrical characteristics. However, even for micrometre (macroscopic scale) devices, an ageing effect is observed under working conditions and so the functioning of the structure does not yet correspond to the initially designed (and well simulated) one (the electromigration effect is one of the responsible effects of the reliability limitation, see section 2.9).
Reliability problems are due essentially to the two main trends characterizing the progress of microelectronics.
(i) The miniaturization which provokes an increase in the electric field (when the applied voltage remains constant) into the active region of the device. The high field heats the carriers which can then damage or modify the device characteristics [163, 164] .
(ii) The densification of the IC which favours the emergence of inter-device coupling and the appearance of cooperative effects [93, 124, [132] [133] [134] .
To avoid these drawbacks a physicist will have to be involved in the electrical and technological study.
Hot carrier degradation.
The first consequence of a high field, at the macroscopic level, is the mobility reduction due to the velocity saturation of carriers [163, 164] ; their (Boltzmann distribution) temperature T e is rising ( figure 3 ) and they carry a high energy [165] . The electron mobility starts then to be dependent on electric field; this effect is observed even for long-channel MOST (L > 1 µm) it begins in relatively moderate fields (2.5 kV cm −1 which corresponds to V D = 2.5 V for a 10 µm channel transistor); the electron velocity saturates at about 40 kV cm −1 at 300 K. In deep submicrometre devices the heating of carriers provokes a series of effects responsible for the ageing of the structure; we can cite two of them.
(i) Carrier injection into the gate oxide: free carriers of the channel or carriers generated by impact ionization can jump over the Si-SiO 2 barrier provided that their energy exceeds 2.8 eV, for example, for electrons. This carrier injection modifies the electrostatic conditions of the transistor and it provokes a degradation of transconductance and a threshold voltage shift.
(ii) Defect generation: energetic carriers can generate defects located near the drain region of the MOST or at the Si-SiO 2 interface. The defective region for a 1 µm MOST is about 0.1 µm from the drain; it does not shrink proportionally in the 0.1 µm devices and so it could extend to a major part of the channel. In addition, filling of existing traps at the surface or in the gate oxide can occur. The transistor then becomes asymmetric (inhomogeneous channel). This is not a problem in itself, but the important point is that its electrical characteristics can shift and the reliability of the device is affected. It is also been experimentally demonstrated that the low-frequency noise is increased and the dispersion of its amplitude, at a given frequency, can be high (see section 3.2.3).
All these effects contribute to the ageing of the device and to the dramatic reduction of reliability. To avoid the phenomena leading to device degradation, one can act at two different levels:
(i) In the design and fabrication of the device and the circuit softening geometries and drain engineering as well as enhancement of the quality and of the gate and isolation oxides are possible solutions. Precise knowledge of the two-dimensional doping impurity profiles is also a requirement for the control of the degradation because it is the condition for a precise electrical modelling of the device.
(ii) In the modelling of the electrical operation of the device and the circuit reducing the drain bias to voltages lower than 2 V becomes a necessity and it can reduce the degradation. Drain voltage V D = 3.3 V is already being used. In addition the precise two-dimensional transport simulations, as well as the definition and the measurement of the pertinent (sensitive to hot carrier degradation) transistor parameters are needed.
As we have pointed out in previous sections (see section 3.1.2) the simulation of the electrical transport performed with a Monte Carlo solution of the Boltzmann transport equation has to treat the problems of:
(i) injection of free carriers and their trapping in the oxides,
(ii) impact ionization and avalanche effects, (iii) generation of defects, (iv) modifications of gate and substrate currents due to the above effects and (v) increase in the amplitude dispersion of the electrical noise.
A reliable simulation of these effects can indicate the more sensitive parameters for the ageing characterization and help to find solutions with increased reliability.
3.2.2.
The inter-device coupling The inter-device coupling can appear if the density of the individual devices in a chip exceeds 10 7 devices cm −2 (0.35 µm gate length, 0.4 Mbit generation). At such a density the assumption that an integrated circuit is a net of operationally discrete (non-interacting) devices fails completely. Even at lower integration densities the classical capacitive and (for very high frequencies) electromagnetic coupling are known; they are satisfactorily treated in terms of the classical electrostatics and electromagnetism.
However, the thermal coupling, known usually as the problem of the limit of heat dissipation (20 W cm −2 ) was for a long time neglected; but today the situation is rapidly improving and the thermal coupling is in addition treated not only in terms of its (primary) heat dissipation effect [166, 167] . For example the effort of locating the hot spots in a given circuit or in a region of an operating device (at high frequencies) will continue. The electron-phonon coupling concerning electrons in an active region which can excite a phonon in an isolation region and the propagation of phonons in interfaces are typical problems of condensed matter physics. The above-mentioned inter-device couplings are considered to be parasitic since they can degrade the IC performance. From the point of view of the present randomlike architectures of ICs an eventual coupling of quantum origin, like tunnelling or superlattice effects, can also be considered to be parasitic.
Nevertheless, it is possible for a designer, in order to exploit such collective effects, to create special architectures to favour them. Then new types of circuits can be imagined. Such circuits have been called 'holistic' by Barker [124, 132, 133] . To study these structures, as well as the parasitic effects of quantum origin, the physics of quantum structures realized in III-V semiconductor compounds has to be adapted to silicon devices and circuits.
The inter-device coupling can be studied by different approaches pointed out by Ferry [93] :
(i) For a system of N coupled devices a total Hamiltonian can be written. Adopting an approach which takes into account successively the various correlations between devices as they become important, it is shown that the reduced matrix density for a single device can be written as a solution to a Liouville equation the terms of which represent the inter-device interactions.
(ii) A network of interacting devices can be treated as a general cellular automaton.
The working stability of cooperative structures can thus be studied and even the nonlinearities provoking chaotic effects could be exploited [168] .
The noise in scaled-down and high-density ICs.
The electrical noise and especially the low-frequency noise in electronic devices have been much studied during the past decades [169] . The low-frequency noise usually has a 1/f frequency spectrum. With the scaling down, recent experimental and theoretical work shows that [170] [171] [172] [173] [174] [175] :
(i) The amplitude (power) of the low-frequency noise increases with the miniaturization (generally with the reciprocal of the device gate region area); so a submicrometre device is usually more noisy than a micrometre one, and
(ii) The dispersion of the level of the noise at a given (low) frequency also increases with the degree of miniaturization. So it has been found (for a 0.35 µm channel MOST) that, for large-area devices (S ≥ 10µm
2 ) the device-to-device noise power variation (at 10 Hz) is of the order of 2-3, whereas for devices of very small surface (S < 0.3 µm) this dispersion can exceed three decades. This result is established for devices exhibiting an excellent . This is a theoretical plot of the normalized drain current noise [170] [171] [172] [173] [174] stability and a very low dispersion of their microscopic electrical characteristics.
(iii) A 'new kind' of noise, the random telegraph signals (RTS), emerges with the scaling down. This RTS fluctuations of the transistor current are due to a random one-electron effect occurring even at room temperature: the trapping and de-trapping of a free carrier in the interface states [170] [171] [172] [173] [174] [175] [176] [177] . Recent studies of the RTS show that, very probably, they are the microscopic components of the 1/f noise observed for devices with larger surfaces. The spectrum of the RTS noise is multi-Lorentzian (resulting from a superposition of a small number of 1/f 2 spectra) [170] [171] [172] [173] [174] [175] [176] [177] .
The theoretical analysis and the first experimental results concerning the dispersion of the noise level show that a limit exists for the scaling down, beyond which it is impossible to predict, with a given certainly, the level of the low frequency noise of a MOS transistor (figure 5). These results are relative to the present quality and uncertainty of the ULSI technology [172] [173] [174] . They have been verified experimentally [172] [173] [174] .
Only the 'zero fluctuation' scientific fabrication which means finally 'very low uncontrolled fluctuation' fabrication can lead to working at low electrical noise. The noise physics then promises to be an important development. The study and the analysis of the electrical noise need the contribution of: (i) statistical physics and mathematics of stochastic variables,
(ii) nonlinear and irreversible thermodynamics, and (iii) signal processing science and techniques of stochastic variables measurement.
Conclusion for the physics of the device's working
The previous paragraphs show that the study of ULSI devices and circuits operation needs the use of the Boltzmann transport equation; its solution requires advanced numerical methods. The scaling down of the devices makes ever more necessary the detailed quantum approach to their electronic structure [178] .
In addition the introduction of the advanced concepts of the irreversible thermodynamics, statistical mechanics and the dynamics of chaotic effects will contribute to the development of the ULSI microelectronics [168] .
Evidently a high degree of collaboration between basic research and R and D groups is, here also, mandatory; but here the collaboration does not need common equipment or work in the same place. The two interacting groups can work in different places.
Conclusion
Some years ago, for a good engineer, for silicon LSI (large-scale integration) microelectronics, it was sufficient to know only that a semiconductor is a system of two electron reservoirs connected with electronic localized or more extended states in the gap. The free carrier concentrations described by the Fermi statistics gave rise to currents that were satisfactorily approached by hydrodynamical-like equations [125, 179] .
With this elementary backround it was possible to understand and model the usual semiconductor devices and circuits. Concerning the fabrication technology, classical chemistry and the physical chemistry of equilibrium were sufficient and more complicated situations were approached by empirical laws. Now the needs of the advanced VLSI microelectronics and the beginning of the ULSI era will rapidly modify the landscape: quantum mechanics is again necessary for the understanding of the electric transport in narrow (two-dimensionnal) inversion layers; the sophisticated numerical solution of the Boltzmann transport equation is obligatory for a precise modelling of the electrical (I, V ) characteristics; and finally, statistical mechanics and irreversible thermodynamics are needed for the analysis, the study and probably the exploitation of inter-device coupling and cooperative working. It is important to remark that what is needed for electronic systems is not directly the increase in device density but rather the increase of functions per cm 2 in an IC, as in well as in the number of instructions processed per unit time.
Concerning the processes of fabrication, the necessity for the return to basic 'first principles' and the end of the present empiricism is obvious. The education programmes for advanced silicon microelectronics must also drastically revised [180] . Concerning the research work, the close proximity of basic research and R and D groups is unavoidable.
